Onto Innovation
Provisional entry — research in progress
This page was generated automatically from cited public sources and hasn't completed the full research pass yet. Every specification shown carries its source; more detail is added as research completes.
In semiconductor manufacturing, a macro defect inspection system is used to examine wafer surfaces for visible or large-area pattern abnormalities before wafers move deeper into the process flow. This class of equipment supports yield control by finding defects early enough to limit downstream processing on flawed material.
A macro defect inspection system typically scans the wafer surface with optical imaging and analyzes the captured data for particles, scratches, stains, pattern disruptions, and other large defects. The instrument compares observed surface features against expected conditions and flags locations that warrant review or rejection.
Metrology and inspection tools of this class are generally built around controlled illumination, precision wafer handling, and image-based defect detection. They are used to produce a map of suspect areas or defect locations that can guide follow-up analysis or process correction.
A macro defect tool sits in the inspection and quality-control portion of the fab flow, where wafers are checked between process steps or before release to later stages. It is used to screen material before more expensive downstream processing amplifies existing surface problems.
The output of this class of tool is commonly used to decide whether wafers should continue through fabrication, be reworked, or be routed for additional review. It is therefore part of the process-control loop that connects wafer production, inspection, and defect analysis.
This class of equipment is used in semiconductor wafer inspection for locating gross surface defects and other visible anomalies. It is relevant wherever wafer surfaces must be checked for contamination, damage, or pattern irregularity.
Be the first to add cited specifications for this tool.
Generated from public-source data on file. Enter your email to access — nothing is published; details are routed privately.
No research found yet — worked with this tool? Share what you know.
The model is Waferscan 8000.[1]
The following facts about the Waferscan 8000 Macro Defect are absent from this record as of this revision. First-hand knowledge or a citation closes a gap; every submission is reviewed before publication.
No specifications for the Waferscan 8000 Macro Defect are on record.
Answerable by: an OEM datasheet, a cleanroom equipment inventory, or an engineer who operated or installed it
No publicly documented production dates or lifecycle milestones (introduction, end of production, EOL) for the Waferscan 8000 Macro Defect are on record.
Answerable by: OEM historical records or a trade-press announcement
No publicly documented variants, configuration options, or revision breakpoints of the Waferscan 8000 Macro Defect are on record.
Answerable by: an OEM product catalog or an engineer who ordered or specified the tool
The control-system platform and OS era of the Waferscan 8000 Macro Defect are not on record.
Answerable by: an engineer who operated it or OEM installation records
No publicly documented failure modes or field errata for the Waferscan 8000 Macro Defect are on record.
Answerable by: a field service engineer, process engineer, or maintenance technician
No research found yet — worked with this tool? Share what you know.
Last updated Jul 30, 2026.
The KLA .204 PSL Wafer is an 8-inch NIST-traceable reference wafer compatible with Surfscan 6xy0 and Sp1 particle counters.
KLA .496 PSL Wafer is an 8-inch NIST traceable wafer stated to be capable on Surfscan 6xy0 and SP1.
The KLA 0035235-003 MMD Head is a TSTD PCB ASSY, MMD MEAS HEAD compatible with the KLA AIT-XP.