Tokyo Electron
Provisional entry — research in progress
This page was generated automatically from cited public sources and hasn't completed the full research pass yet. Every specification shown carries its source; more detail is added as research completes.

A semiconductor prober is used to position a wafer or device under a probe interface so electrical contact can be made for measurement. A prober belongs in the electrical test area rather than in patterning or material deposition. A prober is generally paired with external test instrumentation that applies signals and reads the device response.
A wafer prober moves the sample and probe interface into controlled alignment so probe needles or similar contacts can touch device pads. A probe operation typically establishes temporary electrical contact, runs a measurement sequence through connected test electronics, and then indexes to the next site. A prober commonly combines motion control, sample handling, alignment viewing, and contact sequencing in one platform.
A prober is used in electrical characterization and production test flows after the wafer has completed the relevant front end or back end process steps needed for contact to test pads. A prober can support inline engineering evaluation, parametric measurements, device screening, and sort activity before singulation or packaging. A prober therefore sits downstream of fabrication steps that create the structures being measured and upstream of later assembly decisions that depend on test results.
Probers are applied to wafer level electrical measurements for semiconductor devices and test structures. A prober can be used for parametric testing, functional checks, failure analysis support, and engineering characterization. A prober can also support process monitoring by measuring dedicated structures that track the health of a manufacturing flow.
Documented failure modes, common issues, and field considerations.
Tracked replaceable assemblies, spares criticality, and availability status across all major subsystems. Each entry cites its source.
Generated from public-source data on file. Enter your email to access — nothing is published; details are routed privately.
No research found yet — worked with this tool? Share what you know.
The primary purpose is to make temporary electrical contact with each die on a wafer so that a test system can check for electrical defects before the wafer is cut into individual chips.
Testing before dicing prevents defective dice from being packaged and provides early feedback to the fabrication process, supporting higher yield and process control.
The following facts about the P 12 are absent from this record as of this revision. First-hand knowledge or a citation closes a gap; every submission is reviewed before publication.
No publicly documented production dates or lifecycle milestones (introduction, end of production, EOL) for the P 12 are on record.
Answerable by: OEM historical records or a trade-press announcement
No publicly documented variants, configuration options, or revision breakpoints of the P 12 are on record.
Answerable by: an OEM product catalog or an engineer who ordered or specified the tool
The control-system platform and OS era of the P 12 are not on record.
Answerable by: an engineer who operated it or OEM installation records
The process node or technology generation of the P 12 is not on record.
Answerable by: an OEM datasheet or a fab qualification report
No publicly hosted manuals, SOPs, or datasheets for the P 12 are on record.
Answerable by: university cleanroom staff or an OEM application specialist
Last updated Oct 15, 2026.
The Tenney TPS JR-A-F4T is a junior compact temperature test chamber with a 1.2 cubic foot chamber size and a temperature range of -68°C to +180°C.
The Rorze 03 RR 8120-001-001 is a wafer exchanger for 8-inch wafers.